Job Position: Lead Verification Engineer
Employer: Truechip Solutions Pvt. Ltd.
Pattern generation for Stuck- At, delay test, iddq, path delay and fault grading.
Memory testing. Should also know the algorithms. Should also have knowledge about diagnostics.
JTAG or P1500 or other interface mechanism
The candidate is expected to have exposure to :
Compression tools is highly desirable
LBIST, mixed- signal testing, logic equivalence
Writing testbenches and should be capable of writing RTL code for DFT blocks as and when required.
Bridge fault detection is desirable
ATE experience is an added advantage
BE/ B- Tech (Electronics/ Electrical/ Electronics &Comm) or MSc (VLSI/ Electronics/ Electrical/ Electronics &Comm) or MS or MTech would be preferred
Expected salary: –
Job date: Mon, 11 May 2020 07:59:57 GMT
Apply for the job now!
#Lead #Verification #Engineer